GCC1702B "MARIA" CHIP

Acceptance Specification (Atari Part #CO24674-30 Drawing)

March 21, 1984

GENERAL COMPUTER COMPANY

CONFIDENTIAL

(Accepted By: 3/2 VTI Thierry Laurent ||Frenkil 1d Gera

T)

Atari

- ---

TABLE OF CONTENTS

ł

- 1. Scope -
- 2. Functional Description
 - Features
 - Input/Output Signals
 - Block Diagram
- 3. Module Operation
 - Microprocessor Operation
 - DMA Operation
 - Line RAM Operation
 - Video Output
- 4. Test Sequences (VSIM)
- 5. Electrical Specifications
 - DC Levels
 - AC Timins
 - 6. Absolute Maximum Specifications

- -----

1.0 Scope

J.

This document is intended to be the acceptance specification to the GCC1702B "Maria" video graphics controller chip designed by General Computer Company. It describes all important functional, timing, and parametric information peculiar to this device.

2.1 Features

۱,

The chip is a graphics controller for interfacing NTSC display to a microprocessor (6502) video game system. It replaces the functions of the conventional television interface adapter "TIA" when enabled by a new cartridge, and allows a conventional TIA chip to function normally when a 2600 VCS cartridge is used. The following functions are supported:

- * Clock logic which runs the microprocessor at 1.79 MHz when Maria is enabled, and 1.19 MHz when TIA is enabled. An off-chip 14.3 MHz crystal oscillator provides the master system timing signals. This signal is immediately divided by two to provide the internal clock at a 50% duty cycle.
- * Chip select losic for controlling two 2k static RAM chips (150 nsec maximum access), a 6532 chip, and the TIA chip.
- * Horizontal and vertical timing logic which generates BLANK, SYNC, and color burst signals without processor intervention. In addition, a WSYNC operation allows the processor to sync to the next scanling by negating the READY ling.
- * A 25 X 8-bit memory for writing color data (four bits of chrominance and four bits of luminance). This memory is write-only to the microprocessor, but may be read by a tester. It may be written during on-screen time with no dramatic color glitches, although a given pixel may be extended as a result.
- * Color and luminance circuits, with tri-state luminance outputs to facilitate external selection of Maria or TIA outputs, depending on which chip is enabled.
- * Video seneration circuitry consisting of two 160 X 5-bit "line ram" buffers. These function as a double-buffered imade of a horizontal scan line. Buring each scanline, one buffer is loaded by the dma controller and the other is synchronously read out through the color and luminance circuits. The line ram has the following features:
 - 1. Two or rour of the 5-bit pixel cells may be written in one operation; on any pixel boundary within the memory.
 - 2. There is a transparency function applied to writing any pixel, such that if the least significant 2 bits of the data to be written are 00, that pixel is not written. This feature may be disabled by a control register bit (KM).
 - 3. There is a Burst Clear function for the line ram, which can clear either of the two line buffers to zeroes in one operation.

- 14

- 4. The output steering logic for the line ram allows a given 5-bit cell to be interpreted in any of three major ways:
 - 1. 160-mode: one cell, one pixel on the screen.
 - 2. 320x1 mode: one cell, two pixels on the screen, half-width. The least significant two bits are used alternately.
 - 3. 320x2 mode: one cell, two pixels, half-width. The least significant four bits are steered alternately to be the least significant 2 bits of the color ram address, with O's padded.

There are variations on these modes allowing combinations of 320x1 and 320x2 resolutions on a single scanline at once.

- * DMA (Direct Memory Access) circuitry which, once started, halts the microprocessor and loads object information into the line ram at programmable horizontal positions.
 - Loading is controlled by a display list of variable sized objects previously set up by the microprocessor program.
 - Display lists are controlled by Display List Lists, which can also set certain modes of the chip on a vertical basis and provide Display List Interrupts to the microprocessor.
- 3. An indirect "character map" mode, which uses a character base byte concatenated with bytes read from a map to form an address for finding graphics.
 - 4. A "holey DMA" mode, which infers zero graphics data from the effective graphics address generated for an object, saving memory (by not requiring vertical padding of toroes) and time (by terminating the object's DMA early).
 - * A Maria ENable line, which controls the memory map senerated by the chip select losic to be either the loose map of an Atari 2600 system, or a larger memory system. In addition, the MEN line resets the sync counters to zero when negated.

- 7-

Page 6



建

2.2 I/O signals

Name	pin ‡	type	function
VSS	1	PWR	Ground
INT-	2	0	Interrupt request output; intended for 6502 NMI- Slow, One MOS load,
XTALI	3	I	Oscillator input 14.318080 MHz nominal
XTALO	4	0	Oscillator output
MEN	5	I	Maria Enable input, When high, maria operates normal When low, video is shut off, chip is held in reset, and memory map is set for 2600-mode, 3-6K pulldown R
PCLK2	6	I	6502 Phase 2 clock input, Used to synchronize with processor, Not all processor synchronization is done from this pin,
TCLK	7	O	TIA 3.58 MHz clock. Oscillator free divide by 4. One MOS load.
PCLKO	8	0	6502 Phase O clock output. Brives processor at 1.19 or 1.79 MHz. One MOS load.
DEL	9	<u> </u>	Delay line control voltage input. Low resistance inp
RAMO-	10	0	RAM chip select output. One MOS load.
ABO thru AB11	11 22	1/0	Address input (when 6502 is in control) or output (during DMA), 150 pF, 2 lsttl loads,
SEL32-	23	0	6532 chip select output. One MOS load.
RAM1-	24	0	RAM chip select output. One MOS load
VDD	25	PWR	+5V
TIA-	26	C	TIA chip select output. One MOS load
AB12 thru	27	1/0	Address input (when 6502 is in control) or output (during DMA). 150 pF, 2 1sttl loads
AB15	30		
DB7 thru	31	I/O	Bata input or output.
DBO	38		-

HALT- 40	0	Processor halt output. One MOS load,
RDY 41	0*	Ready output to 6502. Open Drain with pullup resistor. One MOS load.
LUMO 42	0*	Least significant video luminance output bit, Pad goes tri-state when Maria not enabled,
COL 43	0*	Color output pin, Pad goes tri-state when Maria not enabled,
LuM3 44	0*	Video luminance outut pin. Pad goes low when Maria not enabled.
LUM2 45	0*	Video luminance outut pin. Pad soes low when Maria not enabled.
BLANK 46	0*	Video blanking output pin, Pad goes tri-state when Maria not enabled,
LUM1 47	0*	Video luminance outut pin. Pad goes low when Maria not enabled.
SYNC 48	0*	Video Sync output pin, Pad goes low when Maria not enabled,
* indicates	s that pad	is unusual: see function description.

_....

- ----

Page 8

- 744

;

Page 9



3.1 Microprocessor Operation

Microprocessor operations are used to set up the control register and pixel color values, which are used in subsequent DMA operations. In addition, a microprocessor read operation is used to detect vertical blank for frame synchronization.

. در مدر همی همه همه همه همه می برد. شده میه بیب سرد برد است. برد است. برد است.

Tł	ne forma	t of the	control	registe	er (add	ress \$3C)		follows.
bit7	6	5	4	3	2	1	bit0	
СК	DM1	DMO	CWIDTH	BCNTL	КM	RM1	RMO	
СК		Kill; s O text m		color ì	ourst t	o prevent	artifa	ecting
DMn	: DMA m	ode, see	table.					
CWIDTH	: Char	Map widt	h. 1 ind	icates 2	2 bytes	of graph	ics per	nar byter
	0 ind	icates 1	byte of	graphic	s for	each map	byte.	
BCNTL	: Borde	r Contro	1. 1 ind	icates ⁴	that th	e backsro	und col	lor will
	exten black	d into h +	orizonta	l overso	can. O	indicates	overso	an will be
КM								ome 320 modes+
RMn	: Line	Ram read	node, s	ee grapi	hics mo	de table.		
DM1 DM	D	Meaning						
0 0	Test "e	avb". Do	not use	•				
0 1	Test 's	tartscan	*. Do no	t use.				
1 0	Run nor	mally.						
1 1	Inactiv	е,						

Setting the DMn bits to the Test modes will cause one entry into the DMA loop, followed by an Inactive state. This mode may not be used by a programmer, however, as this unusual entry into DMA does not assert the HALT pin to the 6502; it simply starts taking over the address bus without asking, causing bus contention.

3.2 Microprocessor Operation (continued)

Following is the 3600-mode register map, specifying the addresses which the Maria chip supports for accessing the color RAM and other registers. The color RAM registers are write-only to the 6502, although a semiconductor test program may read them. The only processor-readable bit in the system is the VBLANK bit of the status register.

Maria-mode Resister Map

tw 6/16

•

.

Hex	Adr	Register	notes.					
20	POCO	Back:	sround.					
21	POC1							
22	POC2							
23	P0C3					_		
24	WSYNC	write	e to Strobe	for Wa	aitFo	rSync.		
25	P1C1							
26	P1C2							
27	P1C3				_			
28	STATRD	READ	: VB 0 0 0	000	0			
29	P2C1							
2A	P2C2							
2B	P2C3							
2C	DPPH	Writ	e Only					
2 D	P3C1							
2E	P3C2							
2F	P3C3							
30	DPPL	Disp	laylist Poi	nter P	OINTE	ar Low.		
31	P4C1							
32	P 102							
33	P4C3							
34	CharBas	e Writ	e Only					
35	P5C1							
36	P5C2							
37	P5C3				Pan	future enhan	cements)	
38	Unused	Writ	e in V (Kes	erved	TUT	igvale ennon		- 74
39	P6C1							-
3A	P6C2							
3B	P6C3			WA OUT	הדע	BONTL KM RM1	RMO	
30	CTRL	WRIT	E: UK UMI L	INU LWI	. .			
3D	P7C1							
3E	P7C2							
3F	P7C3							

- 24

Maria II Memory Map

A15 0	A14 0	A13 0	A12 0	-	A11 0	A10 1	A.9 0	A 8	A7 1	A6	A5	MEN 1	PAV	ΗLͳ		
v	v	v	v	'	v	*	v		*			-			• •	580-5FF
0	0	0	0	I	0	0	1		1			1			11	SEL32F 280-2FF 380-3FF
			0	l					1			0				
0	0	0	1	- 1 	1							1		1	- 1 1	
0	0	0	1	1	1							1	1	0	 	I SELRAM1F 1800-1FFF
			0	- 1					0			0			 	
0	Q	0	Ō	Ì	0	0			0 0	0	0	t				• • • • • • • • • •
																100-11F, 200-21F, 300-31F
				- 1											-11	
0	0	0	0	İ	0	0			0	0	1	1	*		11	1 PAR23 20 - 3F
0	0	0	 0,	-		0			 1					1	-!: 	I SELRAMOF 80 - FF
ŏ	ŏ	ŏ	0	i	ŏ	ŏ			1			i	1	ō	I I	
õ	Ō	Ō	ō	i	Ō	Ō			0	1		1		1	t	
Ō	ō	ō	Ō	ł	0	0			0	1		1	1	0		I SELRAMOF 40 - 7F
																040-0FF, 140-1FF,
																240-2FF, 340-3FF
0	0	1	0	I	0							1		1	1	
0	0	1	0	I	0							1	1	0	l	I SELRAMOF 2000-27FF
				-1											-!	
				T								0			<u></u>	
0	0	0	0		0	0	_		0	0	0	1			1	
0	0	0	0	ł	0	1	0		1			1			ļ	1 SLOW (6532)
0	0	0	0	1	0	0	1		1			1			1	I SLOW (6532)
				- 1											- 1	

1. Blank address bits are don't-cores,

2. PAV is "Processor Address Valid," an internal signal which is PCLKO OR PCLK2.

3. The SLOW outputs indicate address regions which will run at 1.19 MHz. (The 7M clock is divided by 6 instead of 3.)

1

4. The PAR23 output is the Maria resister chip select signal.

3.3 DMA Operation

There are three major parts to DMA operation: Display List access, Display List List access, and Graphics/Map Data access. The levels of indirection in Maria DMA go as follows:

والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع فيتمانهم فينافيه فيترفيه فيترجع فترجع مناجع مناجع فتتحف فتحافي وتناب

- Microprocessor writes to Displaylist Pointer Pointer resister (DPPH/L); which points to
- 2. Display List List, containing offset (zone size) and mode information, as well as a new DP which points to
- 3. Display List, containing a variable number of headers, each of which has width, palette, and position information, as well as a PP (Pixel Pointer), which points to either of two things:
 - 1. Graphics data which is loaded into the lineram, or
 - 2. Character map data, which forms the low byte of the address of one or two bytes of graphics data, depending on the state of the CWIDTH bit in the control register.

Display List (List) DMA begins when the control register is written to set it in the Run mode (rather than Inactive or either of the two test modes), after the DPP registers have been initialized. It is safest to do this during VBLANK, so that the first DMA action to take place will be the Display List List fetch. If DMA is turned on during on-screen time, the next End-Of-Scanline will start a Display List fetch, using previous register values.

The offset (zone size) value from the display list list neader is added to the high byte of each effective graphics address to provide vertical offsetting of graphics. Each successive scanline of an object's graphics will be stored on a different 256-byte page of memory.

```
Page 14
```

```
Maria II List ordering
Display List List format:
       <dli> <allen> < 0 > < Offset-- 4 bits >
deet.
               \langle dpl \rangle
               < deh >
                   .
                   . (headers repeated: enough to fill screen)
Offset value (4 bits) represents (n+1) scanlines to be displayed. Put in a
15. to get 16. scanlines. Offset register value will decrement each scanline.
<a12en> and <a11en> control holy dma. If an effective graphics address has
all or all set when their corresponding <alxen> is set, zero graphics data
will be used and graphics fetching will be aborted. If <dli> is set, the NMI-
pin will be asserted for one cpu cycle; one cycle after HALT- is released.
Display List format:
short format:
                < ppl >
                               width field is non-zero
                < w >
                < pph >
                < hpos>

    (Headers repeat until End Block)

w = < P P P > < W W W W >
width field may not be all zeroes
long format:
                < PP1 >
                  - 毎エーシ
                < PPh >
                <
                  ₩>
                < hpos>
w1 = \langle wm \rangle \langle 1 \rangle \langle ind \rangle \langle 0 0 0 0 \rangle
wm = new value of wmode bit from now on
ind = indirect mode for current header ONLY
w = < P P P > < W W W W W >
width field is not checked for all zeroes on 5-byte headers,
end block:
                < ppl >
                < 0 >
Display lists and list lists must be in fast (RAM) memory.
Character maps must be in fast memory.
```

. ..

->

Graphics may be in slow (ROM) memory. PPP represents "Palette" code used throughout object graphics. WWWWW represents-negative of width; 11111 is one-byte wide.

.

.

.

والمراجع و

3.3 DMA Operation (continued)

In direct (not Indirect) mode, the address (PPL and PPh) in the list element points to the actual graphic data to be stored into the line ram. The palette code will be stored along with each pixel which is not transparent. Width represents the number of bytes wide the object is.

The graphics data read will be interpreted in one of two ways, depending on the value of the wm (write-mode) flag. When wm = 0, each byte specifies four pixel cells of the lineram, when wm=1, each byte specifies two cells within the lineram. The final output video as read from the lineram will be interpreted according to the two rm (read-mode) bits in the control register. The following table lists the possible combinations of control bits, and how the lineram outputs finally map into address bits for the color ram.

MODE	WM	RM1	RM0	CRA4	CRA3	CRA2	CRA1	CRA0
160(A)	0	0	x	P2	P1	P0	D 7	D6
							D 5	D4
 							D3	02
 							D1	BO
150B	1	0	X	P2	Σũ	92	11 13	τi 4
					D1	во	D5	D4

- 74-

								Page
MODE	WM	RM1	RM0	CRA4	CRA3	CRA2	CRA1	CRA
320A	0	1	1	P2	P1	PO	D7	0
							D6	0
							D5	0 0
							D4	0
							D3 D2	- 0
							D2 D1	ŏ
							DO	ŏ
							50	v
320B	1	1	0	P2	0	0	D7	D3
	-	-	-				D6	D2
							D5	D1
							D4	DO
				60	D3	D2	D7	0
3200	1	1	1	P2	u2	UZ	D6	ŏ
					D1	BO	D8 D5	ŏ
					91	BV	D4	ŏ
							64	v
320D	0	1	0	P2	0	0	D7	Ρ1
	_	· · · · · · · · · · · · · · · · · · ·			<u></u>	·····	D6	P0
· · · · · ·		<u> </u>	·	• . <u> </u>			D5	P1
							D4	PÔ
							D3	Ρ1
							D2	PO
							D1	P1.
							рð	20

---- - ----

- 2-

Pn represents the palette bits. Dn represents the graphics data bits. The topmost data in the table comes out first (is left-most on the screen).

DMA Cycle Timins

Short Header 8 cycles 10 cycles Long Header Graphics, per byte 3 cycles 3 cycles (plus one or two graphics fetches) Indirect map fetch 5-12 cycles DMA Startup 13-17 cycles DMA Shutdown, short 19-23 cycles (list-list fetch) DMA Shutdown, long End-Of-VBlank DMA 7+ cycles

1

DMA/Sync Timins

End-Of-VBlank DMA is initiated on the trailing edge of VBlank. Regular DMA is initiated on the leading edge of HBlank. DMA will be aborted (to shutdown) on the leading edge of Border. (See screen definition for counter values associated with these times.)

كالمرامقين المناد بؤوي القبط بتلبك ليبيه بتبيه المقرابينية القتور

. -

When the I bit is set in byte one of a list element, the address refers to a character map, instead of the graphic data itself. The value found at each successive location in the map is concatenated with the contents of the CharBase register to form the address of a single byte (4 pixels) of character data to be read and stored in the line ram. The Width field specifies how many bytes are present in the map before continuing on to the next list element. If the CWIDTH bit in the control register is set, two consecutive graphics bytes are fetched for each character map byte.

.



Pa⊴e 20



Page 21

- 24

3.4 Line RAM Operation

Scan lines of video data are double-buffered in the line rams, with one being loaded while the other plays back. In order to make best use of this scheme, dma circuitry loads the "recording" buffer at high speeds according to directions found in a display list. Line RAM operation is as follows:

ومدادمته ومتواجا البينا ويبارعها الابنا فالدامية متله المار متواجعه متواجد للبلا ويت

- * The horizontal position is specified by the pixel address to which the graphic data is written into the line ram.
- * While writing data to the line ram (with the KM bit of the control register zero) if any given pixel's color code is 00, that pixel's graphics and palette data are not written into the line ram. This transparency code allows objects to overlap and contain windows. The KM bit is set to 1 to defeat this transparency, for certain 320-wide modes.
- * Prioritization of overlapping objects is achieved solely by the order in which the data is written to the line ram. The last object written will be on top.
- * Horizontal resolution may be 160 by 2 bits per pixel, 160 by 4 bits per pixel (with the caveat that only 13 colors may be addressed by this scheme; XX00 always accesses the background color), 320 by 1 (intended for text), or 320 by 2.
- * Automatic burst-clear sets all cells of the most recently displayed line ram buffer to zero after each scan line so that the programmer will not have to erase the old line image before entering a new one.
 - * Palette codes: Each pixel position, in addition to the 1 to 2 bits of graphic data, contains a 3-bit palette code, specifying one of eight palettes of 3 colors. The cody concestual difference between palette information and the 2 bits of graphic data is the speed with which it can change; a single palette is specified for the entire width of an object, while the graphic data may change on a pixel-by-pixel basis.

Page 23

3.5 Color Map RAM

The output of the line RAM is finally interpreted into a five-bit address into a color mapping RAM organized as 25 × 8 bits. This RAM can be accessed at a 7 MHz rate (for 320-mode output) and can be written to almost transparently during on-screen time. This means that if the processor seizes the color RAM address selector to write in a new value, the previous output of the RAM will be held until the processor is done. This has the effect of stretching a legitimate pixel color on the screen horizontally for that one cycle, rather than have a wholly unexpected color (the one being written in) appear on the screen as a glitch.

The color RAM decoder is arranged such that any access to an address of XXX00 will select the same "background" register in the RAM, hence the 25 byte addressing out of 5 bits, rather than 32 bytes.

The color RAM output is interpreted as four bits of luminance and four bits of chrominance. The least significant four bits are lum, while the upper four bits are color in a mapping arrangement similar to the TIA.



_ __ __ __ __ __ __

- 74

3.6 Video Output

.

.

The video output of the Maria chip is intended to be a very close approximation to the NTSC television standard video. The luminance portion of the signal is generated by a four-bit external resistor-ladder DAC. The chroma sub-carrier is a 3.58 MHz clock which is controllably phase-delayed to any of 15 angles with respect to the color burst signal which is output after each horizontal sync pulse. Also available are the options to turn off the sub-carrier for black and white video, and to turn off the sub-carrier for a black and white image. The SYNC and BLANK output pins are also available for summing to make the video signal. The SYNC signal is the logical exclusive-or of VSYNC and HSYNC.

raine and a second s

والمتحد والمحمد والمحمد والمحمد والمحمد والمتحاجية فتتحاج فتتحا فتتحد والمحمد والمحمد والمحمد والمحمد

4.0 Sentry Test Program

4.1 1702B chips shall be 100% tested to and perform digitally in accordance with the Sentry test vectors contained in Attachment A of this specification. Production test sequences may be optimized by the supplier provided that digital and parametric correlation to this referenced attachment is maintained and all changes are approved by the responsible Atari ASG director.

ະພະບ ພະ

والممتع والمتناصر والمعاول والمترار المراري والمرار

4.2 The order of Precedence shall be: 1) This specification sections 1, 2, 3, and 5; 2) Test vectors attached in Attachment A.

- 14

ľ

5.1 Input/Output D.C. Specifications -- 1702B

Parameter (Level)	Sym	Min	Max	Units	Conditions
Input Voltage - Low Input Voltage - Low	Vil Vil	-1.2	0.8 0.0	Volts Volts	except RWF, pin 39 RWF, pin 39 only
Input Voltage - High Input Voltage - High	Vih Vih	2.0 2.7		Volts Volts	except MEN, pin 5 MEN, pin 5 only
Output voltage - Low Output Voltage - High	Vol Voh	2.4	0.4	Volts Volts	
Output Current - Low Output Current - High	Iol Ioh		-2.0 +100	mA uA	
Output Leakage - TS	Its		+/-20	uA	
Power Supply Current	Icc		200	mA	25° C, Vdd=5.25v

ан на н					Page 27	
5.2 Input/Output Timir	ng Spect	ificatic	ns;			
Refer to figure 1702B 7	Fiming [.]	for thes	se number	`s:		
Parameter (Time) 9	Յֈՠ	Min	Max	Units	Conditions	
DMA Timing; Display Lis	st, Dis∣	play Lig	stList, (Char Map:	**	
ABout from ph2			80	nsec	C = 150pF	
CS out from ph2			100	nsec	C = 25 pF	
Din Req'd before ph2		15		nsec		
Din hold time		0		nsec		
Access time (CS)			165	nsec		
DMA timing; Graphic ac	cesses:					
ABout from ph2			100	nsec		
CS out from ph2			120			
**Note: DMA Timing in	ternal	to 1702	B. Abov	e timing	shown for reference or	dy.
See Page 31 o	t INIS	specifi		· · · ·		
uP Interface timing:						
odnin, n/w pagid befor	a privo	ሩስ		ncer		
CS out valid after pok	0		40	nsec		
Din req'd before pck0	falls	40		nsec		
Dino i d		0		nsec		- 3
Dout valid before pck0 (Dout held through p		70		nsec		
Clock stretch timing:						
Adrs valid before pck0		60		nsec		
About nise/fall DBout nise/fall PCLKO nise/fall TIACLK nise/fall BLANK nise/fall LUMNF nise/fall SYNC nise/fall READY nise/fall HALTF nise/fall COLF nise/fall	Tarf Tdrf Tprf Tprf Tprf Tprf Tprf Tprf Tprf	6	25 30 30 30 30 30 30 30 30 30	nsec Nsec Nsec Nsec Nsec Nsec Nsec Nsec	C = 150 pF C = 150 pF C = 25 pF	

.

Page 28

1702B timing



Graphics Access (ROM or RAM)

System Timing Requirements:

1. CLKIN (4 x 3.58 MHz): 70 nSEC PERIOD

2. DEL VOLTAGE OFFSET:

RANGE : 0 - 5.0 V

RESOLUTION: +/-2 nS

Microprocessor Interface Timing



-

•			Pa⊴e 30
•			
6.0 Absolute specifications:	Min	Max	Unit
Voltage (any pin, referenced to VSS)	-0.5	+7.0	Volts **
Static Test (any pin, 883 circuit)	500		Volts
Storage Temperature (Ambient)	-25	+125	Des C
Operating Temperature (Ambient)	0	70	Des C
Operating Voltage (VDB)	4.75	5.25	Volts
		•	1
	- 4		
<pre>** Note: Voltage (pin 39, RWF only, referenc to VSS)</pre>	ea _1.2	+7.0	Volts

......

Page 31

Timing specifications (page 27) and timing diagrams (page 28) use ph2 edges as a reference point for DMA timing. This signal is internal to the "Maria" device and cannot be accessed externally. Pclock0 can be accessed externally and is similar to ph2 except that its edges are delayed from those of ph2.

and the state of t

۰.

The Sentry test program utilizes pclock0 as a reference point for DMA testing.

- --

COLOR DELAY CIRCUIT

The color delay circuit provides a 3.58 Mh2 (oscillator input divided by 4) output with variable phase delay with respect to the Color Burst output, a zero-delay reference burst on the color pin during horizontal blank. When programmed for maximum delay (chroma field of color ram output = 15), the output on the color pin shall be adjustable to a phase delay time of 260 nsec by varying the DEL input pin between 0.5 and 6.0 volts. When programmed for a chroma value of between 1 and 14, the color output shall be delayed by incremental step values. When programmed for a chroma value of 0 (zero), the color bin output shall be DC.

1